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Abstract—This papers presents a front-end circuit for inter-
facing to differential capacitive sensors, including certain micro-
electromechanical systems (MEMS). The system combines a self-
resetting, biphasic integrator with a difference timer, producing
a word parallel output representing the differential capacitance.
The measurable capacitance range is tunable by means of an
input current bias and system clock frequency. For an input bias
of 10nA and system clock of 128KHz, the measurable capacitance
range is +/-5pF (to 8 bit resolution) consuming below 26μW total
system power.
Index Terms—capacitive sensor interface, integrate and ﬁre,
differential capacitance, dual slope converter, low power
I. INTRODUCTION
An increasing number of medical devices including im-
plantable prosthetics and body worn instrumentation are in-
corporating sense systems within and around the body. Phys-
ical constraints demand such systems to be compact and
lightweight, both features that are achievable through MEMS
technology. Such sensors may include inertia and position
detectors, for example accelerometers and tilt sensors. In
addition, the need for autonomy and therefore an acceptable
battery life imposes stringent power budgets on such systems.
Capacitive microsensors are in wide use because of their
many advantages. They offer low-power operation, high sen-
sitivity, low temperature variation, simple structure and the op-
tion of applying electrostatic actuation for closed-loop control.
However, these also present certain design challenges includ-
ing interfacing to a high impedance readout node, susceptibil-
ity to parasitics and electromagnetic interference. Therefore,
readout circuit design needs to consider sensor structure and
packaging before implementation is possible. Common tech-
niques for capacitive measurement can be grouped into four
main categories: (i) AC bridge with voltage ampliﬁcation [1],
(ii) transimpedance ampliﬁcation [2], (iii) switched capacitor
charge ampliﬁcation [3] and (iv) integrate & reset or oscillating
[4], [5] techniques.
An essential feature of a modern sensor interface employed
within the personal area network (PAN), is that it incorporates
a suitable data conversion technique thus to produce a digital
output. Bracke et al. [6] and Kulah et al. [7] have developed
switched-capacitor interfaces using sigma delta modulators to
produce a bitstream; used both, to extract a digital output and
provide closed-loop feedback. Kung et al. [8] have presented
an interface based on a successive approximation converter,
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Fig. 1. Top level circuit schematic for the sensor interface.
George et al. [9] have presented a triple slope capacitance to
digital converter based on a dual slope converter, and Tedja
et al. [10] have presented a multi-channel interface feeding a
Wilkinson converter.
In this paper, we present a micropower interface circuit for a
differential capacitive sensor generating a digital output. This
is achieved by using current integration and thresholding for
phase detection and temporal sampling for conversion. This
has been implemented as part of a two chip solution (MEMS
sensor/CMOS interface) and has been fabricated. Section II
presents the system overview, Section III analyses the front-
end circuit operation. Finally, Sections IV and V discuss
the implementation and present simulation results and target
performance.
II. SYSTEM OVERVIEW
The top level circuit schematic for sensor interface is
illustrated in Fig. 1.
The scheme adopted relies on a constant current (Ibias)
being steered into one of two branches of the differential
capacitor (i.e. the three terminal microsensor). The charge stor-
age will manifest itself as a voltage ramp, the level of which
is monitored at a comparator input. On crossing a predeﬁned
threshold voltage (Vref ), the comparator will produce a reset
pulse which will: (i) discharge the capacitors, and (ii) toggle
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the current path. The differential result is extracted by using
a resetable up/down counter to count up during one phase
(current being steered into one branch) and count down in the
other phase. The counter reading (representing the difference)
is latched onto a register and then reset at the end of each
integration period, i.e. after both phases are complete.
III. PRINCIPLE OF OPERATION
The equivalent circuit of a typical differential capacitive
sensor is shown in Fig. 2.
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Fig. 2. Equivalent circuit of a differential capacitive microsensor.
Variations in the sensor’s capacitances CN and CP are
normally equal and opposite (i.e. maintains a constant total
capacitance) and linear as given by:
CN = C0(1± kx), CP = C0(1∓ kx) (1)
Where k and x are the relative sensitivity and displacement
respectively.
Assuming a constant current ﬂows into one branch of the
sensor’s “capacitor”, the charge will accumulate at constant
rate causing the voltage to rise also linearly. This yields the
following relationship:
∫
Ibias · dt = C · Vref ⇒ τtotal = (CN + CP ) · Vref
Ibias
(2)
Where Ibias is the bias current, Vref is the voltage reference
(for threshold detection) and τ is the total charging period
(for both charging phases). For a given sensor, this deﬁnes a
nominal refresh rate to be: frefresh = τ−1total.
If an N -bit output resolution is required, this imposes a min-
imum clock frequency as given in Eqn. 3 and implies VLSB =
Vref/2N . This deﬁnes the minimum acceptable input-referred
voltage error (at the comparator input) to achieve the desired
resolution.
fclk =
2N · Ibias
(CN + CP ) · Vref (3)
The maximum allowable input-referred voltage error incor-
porates the comparator input-offset in addition to contributions
from device leakage (through reset switches and the inactive
current steer switch). Moreover, any short-term ﬂuctuation in
bias current will effect this input-referred error. The effect
is however massively reduced due to the inherent differential
operation- which acts to remove any static input-referred errors
(including comparator input-offset).
On the other hand, the system remains susceptible to
dynamic effects, in particular relating to electrostatic actua-
tion, for example in small proof mass accelerometers. The
microsensors need to be designed such that the stiffness in the
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Fig. 4. Circuit schematic for asynchronous comparator used for threshold
detection.
direction of the electric ﬁeld is maximised, whilst maintaining
minimal out-of-plane stiffness thus maximising sensitivity to
inertia.
IV. IMPLEMENTATION
The presented interface circuit has been developed and sub-
mitted for fabrication in a commercially available CMOS tech-
nology (AMS 0.35μm 2P4M). The top-level system schematic
is shown above in Fig. 1. Implementation speciﬁcs for the
delay-cell, comparator and counter sub-blocks are shown in
Figs. 3, 4, and 5 respectively. The comparator uses a current
bias (Ibias) of 2μA, and delay-cells current bias-limit (Ilimit)
of 1μA and 250nA. The delay-cells have been tuned such that
τ1=10ns and τ2=100ns.
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The comparator (Fig. 4) used is based on a two-stage
operational ampliﬁer topology with inverter (Q10 and Q11)
forming a 3rd stage. An additional diode-connected device
(Q6) is connected across the output of the NMOS mirror in
the ﬁrst stage. This operates to ensure that devices Q5 and Q8
always remain in saturation. In turn, this allows the comparator
to quickly recover after becoming unbalanced.
The ﬂoorplan and circuit microphotograph are shown in
Fig. 6. The complete system core measures 240μm×140μm.
This excludes the current bias circuitry (which is being gen-
erated off-chip) and I/O cells (buffers and ESD protection).
In top-level layout, special care was taken in connecting to
capacitance input nodes to maintain symmetry and thus match
any parasitic capacitances. Furthermore, bondpad metal stack
and surface area have been reduced for input pads in order to
reduce parasitics. The total on-chip parasitic load (for purposes
of die-to-die bonding) excluding transducer interconnects and
bondwire has been designed to remain below 250fF and be
matched to be within below 5%. Although any mismatch
in parasitics will manifest itself as a static differential error,
this has been maintained minimal to reduce any die-to-die
variations and thus the need for post-calibration.
V. SIMULATION RESULTS
The circuit was simulated using the Cadence Spectre
(5.1.41isr1) simulator with foundry supplied BSIM3v3 mod-
els.
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Fig. 7. Transient simulation results (for CN=2.5pF, CP =7.5pF, Ibias=10nA,
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Transient simulation results for a typical capacitance vari-
ation (CN=2.5pF and CP=7.5pF) are shown in Fig. 7. This
uses Ibias=10nA and Vref=2V, and from Eqn. 3, the clock
frequency used is determined to be: Fclk=128KHz. As ex-
tracted from the simulated data, the integration phases are
1.5ms and 500μs, relating to the positive and negative dif-
ferential capacitances respectively, i.e. CP and CN . This is in
exact agreement with the theoretically expected from Eqn. 2.
Furthermore, the counter output value, latches at: 128, again
matching the expected, (i.e. OUT=Fclk ·δτ=128K(1.5m-0.5m).
In this conﬁguration, the average power consumption comes
to 25.9μW, extracted from the results shown in Fig. 7(f).
VI. CONCLUSION
The design of a novel micropower, differential-capacitive
sensor interface has been described. The front-end consisting
of a current-integrating threshold detection is a commonly
used technique in bio-inspired neuron circuits. Coupled with
a current steering technique and up/down counter provides
an easily implementable method for extracting a differential,
digital reading. By using this technique, most technology-
related variations and device non-idealities are eliminated.
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Technology AMS 0.35μm 2P4M CMOS
Supply Voltage 3.3V
Circuit Size 240μm× 140μm
Device Count 1108
Input System Clock (range) 32kHz to 10Mhz
Input Current Bias (range) 1nA to 1μA
Tunable Capacitance Range ±1pF to ±50pF
Parasitic Bondpad Capacitance 161fF
Effective Dynamic Range 45dB (7.5bits)
System Power Consumption †25.9μW (average)
† For CN=2.5pF, CP =7.5pF, Ibias=10nA, Fclk=128KHz, Vref=2V
TABLE I
TARGET SYSTEM SPECIFICATION
The system designed, simulated and fabricated has con-
sidered ideal capacitance elements, valid if the transducers
are designed such that the combs are made stiff in the
direction of the electric ﬁeld, but remaining ﬂexible out-of-
plane, thus maintaining sensitivity. For micro-sensors with the
electric ﬁeld incident along the sense plane, the interface can
be altered, by implementing the current integration across a
feedback capacitor in a switched-capacitor conﬁguration, thus
biasing the sense nodes with ﬁxed voltages and not applying
a dynamic electrostatic force.
The interface described herein achieves at least a 45dB
dynamic range with micropower operation in a compact foot-
print. It is envisaged, such a front-end may be applicable
within capacitive sensor arrays with each element having
a dedicated interface in niche applications beneﬁtting from
embedded in-sense-plane processing.
The target system speciﬁcations are summarised in Table I.
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